



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/719,508

11/21/2003

Shi-Tron Lin

PAT-1342-CON

2993

7590

01/18/2005

Raymond Sun  
Law Offices of Raymond Sun  
12420 Woodhall Way  
Tustin, CA 92782

EXAMINER

JEANGLAUDE, JEAN BRUNER

ART UNIT

PAPER NUMBER

2819

DATE MAILED: 01/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary****Application No.**

10/719,508

**Applicant(s)**

LIN ET AL.

**Examiner**

Jean B Jeanglaude

**Art Unit**

2819

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --****Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 21 November 2003.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 33-55 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 33-55 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 21 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 11-21-03.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

Detailed Action

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 33, 34, 38, 39, 40, 41, 45 - 50 are rejected under 35 U.S.C. 102(b) as being anticipated by Callahan, Jr. et al. (US patent Number 5,574,475).

3. Regarding claim 33, Callahan, Jr. et al. discloses a driver circuit (fig. 7) for a display, comprising k voltage levels, where k is at least  $2^{(n-1)}$  (note in fig. 7 that there is a VDD voltage that provides common voltage lines to the transistors 110); an input receiving a digital input data having n bits for selecting one of the k voltage levels for driving the circuit (the data line including the input digital data a, b, c, d, e, f; 120, fig. 7); an output having a first side (the negation of these data input lines that receives the data; 122, fig. 7); a plurality of digital signal lines coupled to the digital input data (142, fig. 7); and a plurality of transistor groups (112, fig. 7), each transistor group formed by a plurality of serially coupled transistors, each transistor group being coupled to a separate one of the voltage levels and the output from the first side of the output (112, fig. 7; col 12, lines 19 – 25), each transistor group having n controllable transistors, each controllable transistor having a gate controlled by one of the digital signal lines (col 12, lines 16 – 25). Callahan et al. disclose a driver circuit for a display in which the number of the plurality of digital signal lines on the first side of the output is less than 2n, with

Art Unit: 2819

the digital signal lines comprising a first set of digital signal lines associated with a first set of digital bits and a second set of digital signal lines associated with a second set of digital bits, the second set of digital bits being inverted from the first set of digital bits; and wherein  $n$  is a positive integer greater than 1 [ in Callahan, Jr. et al. the number of plurality of digital signal lines on the first side of the output is an even number that corresponds to a six bit data input which is equal to the number of inputs the decoder has chosen for decoding purpose resulting to 64 possible outputs. In selecting  $n$  be grater than 1, i.e.  $n=2, 3, 4, 5, 6$ , the number of possible outputs is 4, 6, 8, 10,..., infinity. In substituting  $n$  by its corresponding value one obtains an even number. Also, it is noted that the output at the other side of the circuitry shown in fig. 7 is inverted.].

4. Regarding claim 34, Callahan, Jr. et al. discloses a circuit (fig. 7), wherein the plurality of digital signal lines are polysilicon lines (col 12, lines 17 – 19).

5. Regarding claim 38, Callahan, Jr. et al. discloses a circuit (fig. 7), wherein each transistor group has a total of  $m$  transistors, with  $m$  being a positive integer that is greater than  $n$  (fig. 7)[as noted in fig. 7, there are a number of  $n$  and  $p$ -channel transistors].

6. Regarding claims 39, 45, Callahan, Jr. et al. discloses a driver circuit (fig. 7) for a display, comprising:  $k$  voltage levels, where  $k$  is at least  $2^{(n-1)}$  (note in fig. 7 that there is a VDD voltage that provides common voltage lines to the transistors 110); an input receiving a digital input data having  $n$  bits for selecting one of the  $k$  voltage levels for driving the circuit (the data line including the input digital data  $a, b, c, d, e, f$ ; 120, fig. 7); an output having a first side (the negation of these data input lines that receives the

Art Unit: 2819

data; 122, fig. 7); a plurality of digital signal lines coupled to the digital input data (142, fig. 7); a plurality of transistor groups (112, fig. 7), each transistor group formed by a plurality of serially coupled transistors, each transistor group being coupled to a separate one of the voltage levels and the output from the first side of the output (112, fig. 7; col 12, lines 19 – 25), each transistor group having  $n$  controllable transistors, each controllable transistor having a gate controlled by one of the digital signal lines (col 12, lines 16 – 25); a plurality of blocking transistors (112, 110) positioned between the input and selected digital signal lines, with at least one of the digital signal lines being coupled to a gate of each of the blocking transistors for controlling each of the blocking transistors (fig. 7), and wherein  $n$  is a positive integer greater than 1 and  $m$  being a positive integer that is greater than 1 [when  $n$  is greater than 1, the output is an even number. In Callahan, Jr. et al. the number of plurality of digital signal lines on the first side of the output is an even number that corresponds to a six bit data input which is equal to the number of inputs the decoder has chosen for decoding purpose resulting to 64 possible outputs. In selecting  $n$  be grater than 1, i.e.  $n=2, 3, 4, 5, 6$ , the number of possible outputs is 4, 6, 8, 10,..., infinity. In substituting  $n$  by its corresponding value one obtains an even number ].

7. Regarding claim 40, discloses a circuit, further including a buffer positioned between the input and each digital signal line, wherein the buffers for the digital signal lines that control the blocking transistors are larger in size than the other buffers.

8. Regarding claim 41, Callahan, Jr. et al. discloses a circuit (fig. 7), wherein each blocking transistor is either a NMOS switching gate (112) or a CMOS transfer gate (110).

9. Regarding claim 46, Callahan, Jr. et al. discloses a driver circuit (fig. 7) for a display, comprising: k voltage levels, where k is at least  $2^{(n-1)}$  (note in fig. 7 that there is a VDD voltage that provides common voltage lines to the transistors 110); an input receiving a digital input data having n bits for selecting one of the k voltage levels for driving the circuit (the data line including the input digital data a, b, c, d, e, f; 120, fig. 7); an output having a first side (the negation of these data input lines that receives the data; 122, fig. 7); a plurality of digital signal lines coupled to the digital input data (142, fig. 7); a plurality of transistor groups (112, fig. 7), each transistor group formed by a plurality of serially coupled transistors, each transistor group being coupled to a separate one of the voltage levels and the output from the first side of the output (112, fig. 7; col 12, lines 19 – 25), each transistor group having n controllable transistors, each controllable transistor having a gate controlled by one of the digital signal lines (col 12, lines 16 – 25). Callahan, Jr. et al. does not explicitly discloses a circuit wherein the number of the plurality of digital signal lines on the first side of the n bits for selecting one of the k output is equal to  $2n-2$ , and wherein n is a positive integer that is greater than 1. However, Callahan, Jr. et al. discloses the number of plurality of digital signal lines on the first side of the output is an even number that corresponds to a six bit data input which is equal to the number of inputs the decoder has chosen for decoding purpose resulting to 64 possible outputs. In selecting n be grater than 1, i.e.  $n=2, 3, 4, 5$ ,

Art Unit: 2819

6, the number of possible outputs is 4, 6, 8, 10,..., infinity. In substituting  $n$  by its corresponding value one obtains an even number. Also, it is noted that the output at the other side of the circuitry shown in fig. 7 is inverted. Moreover, an artisan in the art would have chosen the number of inputs to be an odd number such as 5 bit inputs to achieve 32 possible outputs [for  $n = 2, 3, 4, 5, 6$ , the outputs will be 3, 5, 7, 9, 11]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made that Callahan, Jr. et al.'s system would perform the same function as the claimed invention in selecting the input as 5 bit inputs and one ordinary skill in the art would utilize the same procedure as disclosed in Callahan, Jr. et al. to achieve the same end result as the claimed invention.

10. Regarding claim 47, Callahan, Jr. et al. discloses a circuit (fig. 7) wherein the plurality of digital signal lines are polysilicon lines (col 12, lines 17 – 19).

11. Regarding claim 48, Callahan, Jr. et al. discloses a circuit (fig. 7) wherein a first of the digital signal lines is discontinued between two adjacent active regions to form a first digital segment carrying the digital signal, and a second digital segment carrying a digital signal that is inverted from the digital signal of the first digital segment (fig. 7)[as noted in fig. 7 of Callahan, Jr. et al. the input digital signals (a, b, c, d, e, f) enables the digital number present on the data lines to be decoded and then the cell selects a switch so that the corresponding desired analog output is selected for output, thereby produces inverted signals at the output) (col 12, lines 35 – 39)].

12. Regarding claim 49, Callahan, Jr. et al. discloses a circuit (fig. 7) that comprises a plurality of blocking transistors (112, 110) positioned between the input and selected

Art Unit: 2819

digital signal lines, with at least one of the digital signal lines being coupled to a gate of each of the blocking transistors for controlling each of the blocking transistors (fig. 7).

13. Regarding claim 50, Callahan, Jr. et al. discloses a circuit (fig. 7) further including a buffer positioned between the input and each digital signal line, wherein the buffers for the digital signal lines that control the blocking transistors are larger in size than the other buffers 9col 2, lines 5 – 10)[as noted in Callahan, Jr. et al. there is a level shifter that may shift voltage levels of data input buffers with the signal driver circuit, thereby there is a buffer (not label) that is located in the circuit].

***Claim Rejections - 35 USC § 103***

14. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

15. Claims 35 – 37, 42 – 44, 51 – 55 are rejected under 35 U.S.C. 103(a) as being unpatentable over Callahan, Jr. et al. (US Patent Number 5,574,475).

16. Regarding claims 35 - 37, 42 - 44, Callahan, Jr. et al. discloses the limitations as discussed above but does explicitly disclose a circuit, wherein the signal lines on the first side of the output is equal to  $2n-1$  and a circuit wherein the number of the digital signal lines on the first side of the output is an odd number and a circuit in which the number of the plurality of digital signal lines on the first side of the output is equal to  $2n-2$ . However, as noted in Callahan et al. the number of plurality of digital signal lines on the first side of the output is an even number that corresponds to a six bit data input



Art Unit: 2819

which is equal to the number of inputs the decoder has chosen for decoding purpose resulting to 64 possible outputs. In selecting  $n$  be greater than 1, i.e.  $n=2, 3, 4, 5, 6$ , the number of possible outputs is 4, 6, 8, 10,..., infinity. In substituting  $n$  by its corresponding value one obtains an even number. Also, it is noted that the output at the other side of the circuitry shown in fig. 7 is inverted. Moreover, an artisan in the art would have chosen the number of inputs to be an odd number such as 5 bit inputs to achieve 32 possible outputs [for  $n = 2, 3, 4, 5, 6$ , the outputs will be 3, 5, 7, 9, 11]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made that Calhan, Jr. et al.'s system would perform the same function as the claimed invention in selecting the input as 5 bit inputs and one ordinary skill in the art would utilize the same procedure as disclosed in Callahan, Jr. et al. to achieve the same end result as the claimed invention.

17. Regarding claim 51, Callahan, Jr. et al. discloses a driver circuit (fig. 7) for a display, comprising  $k$  voltage levels, where  $k$  is at least  $2^{(n-1)}$  (note in fig. 7 that there is a VDD voltage that provides common voltage lines to the transistors 110); an input receiving a digital input data having  $n$  bits for selecting one of the  $k$  voltage levels for driving the circuit (the data line including the input digital data  $a, b, c, d, e, f$ ; 120, fig. 7); an output having a first side (the negation of these data input lines that receives the data; 122, fig. 7); a plurality of digital signal lines coupled to the digital input data (142, fig. 7); and a plurality of transistor groups (112, fig. 7), each transistor group formed by a plurality of serially coupled transistors, each transistor group being coupled to a separate one of the voltage levels and the output from the first side of the output (112,

Art Unit: 2819

fig. 7; col 12, lines 19 – 25), each transistor group having  $n$  controllable transistors, each controllable transistor having a gate controlled by one of the digital signal lines (col 12, lines 16 – 25). Callahan, Jr. et al. does explicitly disclose a driver circuit that comprises at least one level-shifter, each level-shifter associated with a digital signal line. However, it is noted in fig. 7 of Callahan, Jr. et al. an inverter 124 causes its input to shift in its voltage level which results in an inversion of the applied voltage (col 2, lines 1 – 13). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made that Callahan, Jr. et al.'s system would perform the same function as the claimed invention since the inverter described in Callahan, Jr. et al. would perform the function of shifting signal applied in the circuitry.

18. Regarding claim 52, Callahan, Jr. et al. discloses a circuit (fig. 7) wherein the plurality of digital signal lines are polysilicon lines (col 12, lines 17 – 19).

19. Regarding claim 53, Callahan, Jr. et al. discloses a circuit (fig. 7) wherein a first of the digital signal lines is discontinued between two adjacent active regions to form a first digital segment carrying the digital signal, and a second digital segment carrying a digital signal that is inverted from the digital signal of the first digital segment (fig. 7)[as noted in fig. 7 of Callahan, Jr. et al. the input digital signals (a, b, c, d, e, f) enables the digital number present on the data lines to be decoded and then the cell selects a switch so that the corresponding desired analog output is selected for output, thereby produces inverted signals at the output) (col 12, lines 35 – 39)].

20. Regarding claim 54, Callahan, Jr. et al. discloses a circuit (fig. 7) that comprises a plurality of blocking transistors (112, 110) positioned between the input and selected

Art Unit: 2819

digital signal lines, with at least one of the digital signal lines being coupled to a gate of each of the blocking transistors for controlling each of the blocking transistors (fig. 7).

21. Regarding claim 55, Callahan, Jr. et al. discloses a circuit (fig. 7) wherein the digital signal line has at least two discontinued segments (126, 130), with a level shifter [inverter](124) coupling between the discontinued segments.

Art Unit: 2819

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jean B Jeanglaude whose telephone number is 571-272-1804. The examiner can normally be reached on Monday - Friday 7:30 A. M. - 5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Jean Bruner Jeanglaude  
Primary Examiner  
January 13, 2005